UTILITY PATENT APPLICATION ** **TRANSMITTAL**

P98,2697

First Named Inventor or Application Identifier

(Only for new nonprovisional applications under 37 CFR 1.53(b)

Kazuya Yonemoto et al, Express Mail Label No:

Attorney Docket No.

ADDRESS TO:

Assistant Commissioner for Patents

ப் Box Patent Application ஏ Washington, DC 20231								
GAPPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.					ACCOMPANYING APPLICATION PARTS			
170 <u>X</u> Specific 20 <u>X</u> Drawing	pecification rewing(s) (35USC 113) eclaration and Power of Attorney		[Total Pages 40] [Total Pages 10] [Total Pages 3]		Assignment Papers (cover sheet & documentation) Sony Corporation Letter under 37 CFR 1.41(c).			
a. <u>X</u>				7 English Translation Document (if applicable)				
The ent copy of is consi accomp reference	[Note Box 4 Below] i. DELETION OF INVENTOR(S) Signed statement attached deleting Inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). corporation By Reference (usable if Box 3b is checked) e entire disclosure of the prior application, from which a by of the oath or declaration is supplied under Box 3b, completed as being part of the disclosure of the companying application and is hereby incorporated by erence therein.			•				
Continuation Divisional Continuation-in-part (CIP) of prior application No:/								
CLAIMS AS FILED								
	(1) FOR		(2) NUMBER FILED		(3) MBER XTRA	(4) RATE	(5) BASIC FEE \$760.00	
	TOTAL CLAIMS 2	0	15					
	INDEPENDENT CLAIMS 3		3	3		-)		
	ANY MULTIPLE DEPENDENT (()YES (X) NO			CLAIMS?				
						TOTAL FILING FEE->	\$760.00	

The Commissioner is hereby authorized to charge any additional fees which may be required in connection with this application, or <u>X</u> credit any overpayment to ACCOUNT NO. 08-2290. A duplicate copy of this sheet is enclosed.

A check in the amount of \$760.00 to cover the filing fee is enclosed.

15. CORRESPONDENCE ADDRESS

HILL & SIMPSON

A Professional Corporation

233 South Wacker Drive - 85th Floor Sears Tower

Chicago, Illinois 60606

Telephone (312) 876-0200 - Fax (312) 876-0898

491/388 :1190

DATE: February 19, 1999

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PRELIMINARY AMENDMENT ACCOMPANYING APPLICATION

APPLICANT: KAZUYA YONEMOTO ET AL ATTORNEY DOCKET NO. P98,2697

SERIAL NO .:

DATE FILED: (filed concurrently herewith)

INVENTION: SOLID STATE IMAGE PICKUP DEVICE, DRIVING METHOD

THEREOF AND CAMERA

Assistant Commissioner of Patents and Trademarks

Washington DC 20231

SIR:

Between the title and the heading "Background of the Invention" insert the following:

-- RELATED APPLICATION DATA

The present application claims priority to Japanese Application No. P10 042514 filed February 24, 1998 which application is incorporated herein by reference to the extent permitted by law.--

Respectfully submitted,

(Reg. No. 19,842)

John Simpson

HILL & SIMPSON/

A Professional Corporation

85th Floor Sears Tower

Chicago, IL 60606

Telephone 312/876-0200 Attorneys for Applicant

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application for Letters Patent

TITLE:

SOLID STATE IMAGE PICKUP DEVICE, DRIVING METHOD THEREOF

AND CAMERA

INVENTOR(S): KAZUYA YONEMOTO

TAKAHISA UENO

RYOJI SUZUKI

KOICHI SHIONO

SOLID STATE IMAGE PICKUP DEVICE, DRIVING METHOD THEREFOR AND CAMERA

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a solid state image pickup device constituted by an image pickup element in which pixels are arranged in, e.g., the form of a matrix, a driving method therefor, and a camera comprising an optical system and a solid state image pickup device.

Description of the Related Art

As a solid state image pickup device, there is a solid state image pickup device constituted by a so-called MOS type or CMOS type image pickup element in which each unit pixel is constituted by a having MOS transistor, a signal charge accumulated on a pixel is read by photoelectric conversion, and the signal charge is converted into a voltage to output the voltage.

In the MOS type or CMOS type image pickup element, for example, a MOS transistor is used as a switching element for selecting a pixel and a switching element for reading a signal charge.

A MOS transistor or a CMOS transistor is used in a horizontal scanning circuit or a vertical scanning circuit, and can be advantageously manufactured with an arrangement in series with a switching element.

In a conventional so-called X-Y address type MOS or CMOS image pickup element in which unit pixels are secondarily arranged in row and column in a two-dimensional fashion in order to perform an electronic shutter, unnecessary signal charges are reset (exhausted) from pixels of one row to a signal line in a horizontal blanking period in which signal charges are not read.

FIG. 1 is a schematic view showing the arrangement of a conventional solid state image pickup device having a CMOS image pickup element.

This solid state image pickup device 50 is constituted by an image pickup region formed by arranging a plurality of unit pixels 60, each of which is constituted by a photodiode 51 for performing photoelectric conversion and a vertical selection switch 52 for selecting a pixel, in the form of a matrix, a vertical scanning circuit 53 for outputting a vertical scanning pulse \$\psi Vm\$ to a vertical selection line 54 to which control electrodes of the vertical selection switches 52 are commonly connected at each row, a vertical signal line 55 to which main electrodes of the vertical selection switches 52 of each column are commonly connected at each row, a horizontal switch 56 connected to the vertical signal line 55 and a horizontal signal line 58, a horizontal scanning circuit 57 connected to the control electrode of the horizontal switch 56, and an amplifier 59 connected to the horizontal signal line 58.

As a basic operation of the solid state image pickup

device 50, a signal charge photoelectrically converted by the photodiode 51 is read to the vertical signal line 55 through the vertical selection switch 52 controlled by the vertical scanning circuit 53. In a horizontal video period H_A, the signal charge read to the vertical signal line 55 is sequentially output to the horizontal signal line 58 through the horizontal switch 56 controlled by the horizontal scanning circuit 57, and is converted into a signal voltage by the amplifier 59 connected to the horizontal signal line 58 to output the signal voltage.

In the conventional solid state image pickup device 50, when an electronic shutter operation is to be performed, the vertical signal line 55 is also used to exhaust an unnecessary signal charge. For this reason, in a horizontal blanking period H_{BLK} in which no signal is output, the unnecessary signal charges are exhausted.

At this time, at a timing shown in FIG. 2, a vertical scanning pulse $\phi Vm+k$ of the vertical selection line 54 at an(m+k)th row rises in the horizontal blanking period H_{BLK} in a certain horizontal scanning period T_H , and signal charges are exhausted from the photodiodes 51 of the corresponding row.

On the other hand, a vertical scanning pulse ϕVm of the mth row rises in a horizontal video period H_A of the same horizontal scanning period TH, signal charges are read from the photodiodes 51 to the vertical signal line 55, and a signal is

output from the solid state image pickup device 50.

By the way, a shutter speed of an electronic shutter, i.e., a time corresponding to the accumulation time of a pixel is determined by a time from an exhaust time of signal charges to a read time of a signal charge. For this reason, when a horizontal scanning period, a horizontal blanking period, and the number of horizontal pixels are represented by T_H , H_{BLK} , and N, respectively, the accumulation time of a pixel at one end in the horizontal direction output by a horizontal scanning pulse $\phi H1$ is $k \times T_H$, and the accumulation time of a pixel at the other end in the horizontal direction output by a horizontal scanning pulse ϕHN is $k \times T_H + (T_H - H_{BLK})$. As a result, the accumulation times of the pixels on the right and left sides in the horizontal direction are different from each other.

More specifically, the accumulation time of a pixel output by a horizontal scanning pulse ϕHn changes in proportion to a timing at which that pulse is output.

When an electronic shutter operation is performed in a conventional solid state image pickup device as described above, unnecessary charges are simultaneously exhausted in the respective rows, reading of the signal charge are sequentially performed according to scanning, and the accumulation times in the respective rows change in the range of k \times T_H to k \times T_H + (T_H

- H_{BLK}). This change especially, adversely affects a solid state image pickup device in which a shutter speed is set to be high and the value of k is small.

As described above, in a conventional solid state image pickup device, with respect to a pixel row which is reset in the horizontal blanking period H_{BLK} , the accumulation time of a pixel read first by the horizontal scanning is different from the accumulation time of a pixel finally read by the horizontal scanning. The difference between the accumulation times is almost a time corresponding to a horizontal scanning period.

When the accumulation time of the pixel, i.e., a shutter speeds is sufficiently long, the difference between the accumulation times described above can be neglected. However, when the shutter speed becomes as long as the horizontal scanning period, the difference between the accumulation times appears as shading in a line direction (row direction).

SUMMARY OF THE INVENTION

In order to solve the problem described above, according to the present invention, there are provided a solid state image pickup device in which the accumulation time of each pixel is constant when an electronic shutter operation is performed, and a high shutter speed can be set, a driving method therefor, and a camera.

A solid state image pickup device according to the present invention has a means for simultaneously performing

reading of one row and an electronic shutter for the other row in a one-pixel signal period.

A driving method for a solid state image pickup device according to the present invention simultaneously performs reading of one row and an electronic shutter for the other row in a one-pixel signal period.

A camera according to the present invention comprises an optical system and a solid state image pickup device having a means for simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period.

According to the solid state image pickup device of the present invention, by providing the means for simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period, a solid state image pickup device in which a time of exhaustion of unnecessary charges, i.e., from resetting to reading of a charge, i.e., an accumulation time of signal charge is constant can be constituted.

According to the driving method for a solid state image pickup device of the present invention, by simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period, an accumulation time of signal charges can be made constant.

According to the camera of the present invention, by

providing an optical system and a solid state image pickup device having a means for simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period, a camera in which an accumulation time of each pixel is constant can be formed.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a schematic view showing the arrangement of the circuit of a conventional MOS type solid state image pickup device;
- FIG. 2 is a timing chart of operation timings in the solid state image pickup device in FIG. 1;
- FIG. 3 is a schematic view showing the arrangement of the circuit of a solid state image pickup device according to the present invention;
- FIG. 4 is a timing chart of vertical scanning pulses in the solid state image pickup device shown in FIG. 3;
- FIG. 5 is a timing chart of operation timings in the solid state image pickup device shown in FIG. 3;
- FIG. 6 is a timing chart of other operation timings in the solid state image pickup device shown in FIG. 3;
- FIG. 7 is a schematic view showing the arrangement of the circuit of another solid state image pickup device according to the present invention;
- FIG. 8 is a timing chart of operation timings in the solid state image pickup device shown in FIG. 7;

FIG. 9 is a schematic view showing the arrangement of the circuit of still another solid state image pickup device according to the present invention;

FIG. 10 is a timing chart of operation timings in the solid state image pickup device shown in FIG. 9.

FIG. 11 is a schematic view showing the arrangement of a camera according to the present invention: and

FIG. 12 is a circuit diagram showing an example of the arrangement of a CDS circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is a solid state image pickup device having a means for simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period.

Further, according to the present invention, in the above-mentioned solid state image pickup device, reading of a pixel in one column in the row and an electronic shutter for a pixel in the one row in the other are row performed.

Also, according to the present invention, in the above-described solid state image pickup device, reading of a pixel in one column in one row and an electronic shutter for a pixel in a column adjacent to the one column in the other row are performed.

According to the present invention, in the above-said solid state image pickup device, the solid state image pickup

device is an X-Y address type MOS or CMOS solid state image pickup device, and a read scanning pulse and an electronic shutter scanning pulse are output from both of a horizontal scanning circuit and a vertical scanning circuit constituting the above means.

According to the present invention, in the solid state image pickup device described above, one pulse rises for each pixel as the read scanning pulse, one pulse rises for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is output at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.

According to the present invention, in the solid state image pickup device described above, the solid state image pickup device is an X-Y address type MOS or CMOS solid state image pickup device, and has a pixel arrangement in which a vertical selection switch for performing an operation of reading a signal charge of a pixel to a signal line is controlled by a product between a vertical scanning pulse and a horizontal read pulse, a charge detection amplifier for converting the read signal charge into a voltage is connected to the signal line, and a read scanning pulse and an electronic shutter scanning pulse are output from both of a horizontal scanning circuit and a vertical scanning circuit constituting the above-mentioned means.

According to the present invention, in the solid state image pickup device described above, one pulse rises for each pixel as the read scanning pulse, one pulse rises for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is output at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.

The present invention is a driving method for a solid state image pickup device which simultaneously performs reading of one row and an electronic shutter for the other row are simultaneously performed in a one-pixel signal period.

According to the present invention, in the abovementioned driving method for a solid state image pickup device,
reading of a pixel in one column in one row and an electronic
shutter for a pixel in one column in the other row are
performed.

According to the present invention, in the driving method for a solid state image pickup device described above, reading of a pixel in one column in the one row and an electronic shutter for a pixel in a column adjacent to the one column in the other row are performed.

According to the present invention, in the driving method for a solid state image pickup device described above, to an X-Y address type MOS or CMOS solid state image pickup device, a read scanning pulse and an electronic shutter scanning pulse

are output from both of a horizontal scanning circuit and a vertical scanning circuit.

According to the present invention, in the driving method for a solid state image pickup device mentioned above, one pulse is raised for each pixel as the read scanning pulse, one pulse is raised for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is output at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.

According to the present invention, in the abovementioned driving method for a solid state image pickup device,
to an X-Y address type MOS or CMOS solid state image pickup
device, a vertical selection switch for performing an operation
of reading a signal charge of a pixel to a signal line is
controlled by a product between a vertical scanning pulse and a
horizontal read pulse, the signal charge read to said signal
line is converted into a voltage by a charge detection amplifier
connected to the signal line, and a read scanning pulse and an
electronic shutter scanning pulse are output from both of a
horizontal scanning circuit and a vertical scanning circuit.

According to the present invention, in the driving method for a solid state image pickup device described above, one pulse is raised for each pixel as the read scanning pulse, one pulse is raised for each pixel as the electronic shutter

scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is output at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.

The present invention is a camera comprising an optical system, and a solid state image pickup device having a means for simultaneously performing reading of one row and an electronic shutter for the other row in a one-pixel signal period.

FIG. 3 shows the arrangement of a solid state image pickup device according to an embodiment of the present invention.

This solid state image pickup device 20 is constituted by an image pickup region formed by arranging a plurality of unit pixels 17, each of which is constituted of a photodiode 1 for performing photoelectric conversion and a vertical selection switch (e.g., MOS transistor) 2 for selecting a pixel, in the form of a matrix, a vertical scanning circuit 3 for outputting vertical scanning pulses $\phi V \ [\phi V 1, \dots \phi V m, \dots \phi V m + k, \dots]$ to a vertical selection line 4 to which control electrodes of read control switches 10 of each row are commonly connected, a vertical signal line 5 to which main electrodes of the vertical selection switches 2 of each column are commonly connected, a horizontal switch (e.g., MOS transistor) 6 having a main electrode connected to the vertical signal line 5 and a horizontal signal line 8, a horizontal scanning circuit 7

connected to the control electrode of the horizontal switch 6 and the horizontal read scanning line 11, and an amplifier 9 connected to the horizontal signal line 8.

In each of the unit pixels 17, one main electrode of the vertical selection switch 2 is connected to the photodiode 1, and the other main electrode thereof is connected to the vertical signal line 5. One main electrode of the read control switch 10 is connected to the control electrode thereof the vertical selection switch 2, the other main electrode thereof is connected to the horizontal read scanning line 11, and the control electrode thereof is connected to the vertical selection line 4.

A horizontal scanning pulse ϕH [$\phi H1, \ldots \phi Hn$, $\phi Hn+1, \ldots$] is supplied from the horizontal scanning circuit 7 to the control electrode of each of the horizontal switches 6, and a horizontal read scanning pulse ϕH^R [$\phi H^R1, \ldots \phi H^Rn$, $\phi H^Rn+1, \ldots$] is supplied to each of the horizontal read scanning lines 11.

The basic operation of the solid state image pickup device 20 is as follows.

The vertical scanning pulse ϕVm and the horizontal scanning pulse ϕH^Rn are applied from the vertical scanning circuit 3 and the horizontal scanning circuit 7, respectively, and the read control switch 10 which receive these pulses ϕVm

and $\phi H^R n$ forms a pulse of the product of the pulses $\phi V m$ and $\phi H^R n$. The vertical selection switch 2 is controlled by the pulse of the product, and a signal charge photoelectrically converted by the photodiode 1 is read to the vertical signal line 5.

The signal charge is output to the horizontal signal line 8 through the horizontal switch 6 controlled by the horizontal scanning pulse \$\phi \text{Hn}\$ from the horizontal scanning circuit 7, and is converted into a signal voltage by the amplifier 9 connected to the horizontal signal line 8 to output the signal voltage.

Timing charts are shown in FIG. 2 and FIG. 3 when an electronic shutter operation is performed in the solid state image pickup device 20.

FIG. 4 is a timing chart showing vertical scanning pulses ϕV to the vertical signal line 4, and shows that vertical scanning pulses ϕVm and $\phi Vm+k$ in the mth row and in the (m+k)th row rise for an electronic shutter operation in the same horizontal scanning period, and, when a horizontal scanning period is represented by T_H , the shutter speed of the electronic shutter is given by $k \times T_H$.

Portions indicated by crossing oblique lines in FIG. 4 represent portions including a large number of on/off pulses.

FIG. 5 is a timing chart exactly showing vertical scanning pulses ϕV , horizontal scanning pulses ϕH , and horizontal read scanning pulses ϕH^R to understand a timing for exhausting unnecessary signal discharges from the photodiode 1 and a timing for reading the signal charges.

Now, in a one-pixel period P in which signals of pixels in the nth column are output in a horizontal scanning period in which reading in the mth row is performed, the vertical scanning pulse (read scanning pulse) ϕVm (see pulse R_1) of the mth row rises in a first half P_A of the one-pixel period P, and, in synchronism with this, a horizontal read scanning pulse $\phi H^R n$ (see pulse Q_1) rises, so that the signal charge of a pixel in the mth row in the nth column is read to the vertical signal line 5.

At this time, since the horizontal scanning pulse \$\phi \text{Hn}\$ rises, the signal charge read to the vertical signal line 5 is amplified to a voltage by the amplifier 9 connected to an end of the horizontal signal line 8 through the horizontal switch 6, and the voltage is output as a video signal from the solid state image pickup device 20.

On the other hand, in a second half P_B of the one-pixel period P in which signals of pixels in the same nth column are output, a vertical scanning pulse (electronic shutter scanning

pulse) $\phi Vm+k$ (see pulse R_2) rises, and, in synchronism with the vertical scanning pulse $\phi Vm+k$, a horizontal read scanning pulse ϕH^Rn (see pulse Q_2 used in electronic shutter) rises, so that an unnecessary charge of a pixel in the (m+k)th row in the nth column is exhausted to the vertical signal line 5. The unnecessary charges are absorbed by the amplifier 9 through the horizontal signal line 8.

In this manner, with respect to the vertical scanning pulse ϕV , the phase of the vertical scanning pulse $\phi V m$ for reading signal charges is shifted from the phase of the vertical scanning pulse $\phi V m + k$ for exhausting unnecessary charges, so that the unnecessary charges can be exhausted without adversely affecting the signal charges read from pixels.

The accumulation time of a pixel is a time obtained by adding 1/2 of the one-pixel period P to $k \times T_H$. The accumulation times of all the pixels can be made constant.

Therefore, an electronic shutter can be realized without a contrast between light and shade in an image caused by variations in accumulation times.

When the electronic shutter is operated, driving is performed as described above. However, in order to switch the operation to a general operation which does not perform the electronic shutter, the electronic shutter scanning pulse $\phi Vm+k$

(see pulse R_2) of the vertical scanning pulses ϕV is prevented from being raised.

In the timing chart of FIG. 5, the horizontal read scanning pulse ϕHRn and the horizontal scanning pulse ϕHRn are formed at different timings, respectively. However, in order to make driving simple, the horizontal read scanning pulse ϕHRn and the horizontal scanning pulse ϕHRn may be formed at the same timing.

A timing chart of operation timings different from those in FIG. 5 in the solid state image pickup device 20 shown in FIG. 3 is shown in FIG. 6.

In case of FIG. 6, the operation timings are applied to case wherein both signals N and S, i.e., a level, i.e., a noise signal N obtained before a signal charge is read in the one-pixel period P and a pixel signal S obtained by adding the level for reading a signal, i.e., the noise signal N to a net signal are output from the solid state image pickup device 20.

In the operation timings, the one-pixel period P is divided into four 1/4 periods P1, P2, P3, and P4.

In order to output the noise signal N in the first 1/4 period P1, the horizontal scanning pulse ϕ Hn is raised without raising the vertical scanning pulses ϕ V. Since no signal charge is read from the photodiode 1 at this time, noise signals N

existing in the vertical signal line 5 and the horizontal signal line 8 are output from the amplifier 9.

In the next second 1/4 period P2, a read scanning pulse R_1 rises in the vertical scanning pulse ϕVm , and, in synchronism with this, the horizontal read scanning pulse ϕH^Rn (see pulse Q1 used in reading) rises. The read control switch 10 in the mth row and in the nth column which receives the pulses ϕVm and ϕH^Rn renders the vertical selection switch 2 connected to the read control switch conductive, and a signal charge photoelectrically converted by the photodiode 1 is red to the vertical signal line 5.

In the next third 1/4 period P3, the above read scanning pulse R_1 and the horizontal read scanning pulse $\phi H^R n$ (see pulse Q1) fall, and the switches 2 and 10 are set in the same state as that in which the noise signal N is output. A signal charge read in the period P3 is amplified into a voltage by the amplifier 9 connected to the horizontal signal line 8, and the voltage is output as a pixel signal S obtained by adding the noise signal N to the net signal. The difference between the noise signal N and the pixel signal S is a net video signal.

In the fourth 1/4 period P4, an electronic shutter read scanning pulse R_2 rises in the vertical scanning pulse $\phi Vm+k$, and, in match therewith, the horizontal read scanning pulse ϕH^Rn

(see pulse Q_2 used in electronic shutter) rises. The read control switch 10 in the (m+k)th row and in the nth column renders the vertical selection switch 2 connected to the read control switch conductive, an unnecessary charge is exhausted from the photodiode 1 in the (m+k)th row and in the nth column to the vertical signal line 5, and the accumulation times of the pixels are controlled.

As described above, the period P4 for the electronic shutter is set in the one-pixel period P, and the electronic shutter scanning pulse R2 having a phase different from that of the read scanning pulse R_1 and matched with the period for the electronic shutter is raised in the vertical scanning pulse, so that the electronic shutter can be realized.

As in the timing chart in FIG. 5, the accumulation time of a pixel becomes a time obtained by adding a 1/2 time (P1 + P2) in the one-pixel period P to k \times T_H , and the accumulation times of all the pixels can be made constant.

According to the solid state image pickup device 20 of the above embodiment, when reading of the mth row and resetting of the (m+k)th row are simultaneously performed in the one-pixel period, the accumulation time of each pixel can be made constant. For this reason, the above shading can be prevented.

In addition, an electronic shutter can be realized without adding the function of an electronic shutter to a pixel, the pixel is not hindered from being reduced in size.

A solid state image pickup device according to another embodiment of the present invention is shown in FIG. 7.

This solid state image pickup device 30 is constituted by an image pickup region formed by arranging a plurality of unit pixels 17, each of which is constituted by a photodiode 1, a vertical selection switch (e.g., MOS transistor) 2, and a read control switch (e.g., MOS transistor) 10, in the form of a matrix, a vertical scanning circuit 3 for outputting vertical scanning pulses ϕV [$\phi V1, \dots \phi Vm, \dots \phi Vm+k, \dots$] to a vertical selection line 4 to which control electrodes of the read control switches 10 of each row are commonly connected, a vertical signal line 5 to which main electrodes of the vertical selection switches 2 of each column are commonly connected, a horizontal read scanning line 11 connected to the main electrodes of the read control switches 10 of each column, a charge detection circuit 15 arranged outside the image pickup region, connected to the vertical signal line 5, and constituted by an inversion amplifier 12, a detection capacitor 13 and a reset switch 14, a horizontal switch (e.g., MOS transistor) 6 for selecting a signal from the charge detection circuit 15 to output the signal to a horizontal signal line, a horizontal scanning circuit 7 for controlling the control electrode of the horizontal switch 6 and the horizontal read scanning line 11, and a horizontal signal line 8 for outputting the signal.

In each of the unit pixels 17, as similar to the above

description, one main electrode of the vertical selection switch 2 is connected to the photodiode 1, and the other main electrode thereof is connected to the vertical signal line 5. One main electrode of the read control switch 10 is connected to the control electrode of the vertical selection switch 2, and the other main electrode thereof is connected to the horizontal read scanning line 11.

In the charge detection circuit 15, the vertical signal line 5 is connected to the inversion input terminal of the inversion amplifier 12 (e.g., operational amplifier using a differential amplifier or the like), a predetermined bias voltage (not shown) is given to the non-inversion input terminal of the inversion amplifier and the output terminal of the inversion amplifier 12 is connected to one main electrode of the horizontal switch 6. The detection capacitor 13 is connected in parallel to the inversion amplifier 12, i.e., between the inversion input terminal and the output terminal of the inversion amplifier 12, and the reset switch 14 for resetting the detection capacitor 13 is connected in parallel to the detection capacitor 13.

In addition, the control electrodes of the reset switches 14 of the respective charge detection circuits 15 are connected to the vertical signal lines of columns preceding by one, respectively.

Horizontal scanning pulses ϕH [$\phi H1, \dots \phi Hn-n$, $\phi Hn, \dots$]

column.

from the horizontal scanning circuit 7 are supplied to the control electrodes of the horizontal switches 6 of corresponding columns, and horizontal read scanning pulses ϕ HR [ϕ HR1,... ϕ HRn-1, ϕ HRn,...] are simultaneously supplied to the control electrodes of the reset switches 14 in the charge detection circuits connected to the horizontal read scanning line 11 on a corresponding column and the vertical signal line 5 on the next

FIG. 8 shows a timing chart of the solid state image pickup device 30 in FIG. 7. A basic operation thereof will be described below according to this timing chart.

In the operation timings, the operation is performed such that a one-pixel period P is divided into four periods P1, P2, P3, and P4.

Before a signal charge is read from the photodiode 1 in the mth row and in the nth column, the charge detection circuit 15 and the vertical signal line 5 in the nth column are reset by a horizontal scanning read pulse $\phi H^R n-1$ (see Q_3 used in a reset pulse) which rises in the fourth period P4 of the one-pixel period P in the previous (n-1)th column.

In the first period P1 of the one-pixel period P corresponding to the photodiode 1 in the mth row and in the nth column to be read, a signal (noise signal N) set in a state obtained before a signal charge is read from the photodiode 1 is

converted into a voltage by the charge detection circuit 15 without rendering the vertical selection switch 2 for performing reading conductive.

This noise signal N is output from the horizontal signal line 8 in the first period P1 through the horizontal switch 6 controlled by the horizontal scanning pulse ϕ Hn.

Next, in the second period P2 of the one-pixel period P, a read scanning pulse R_1 of the vertical scanning pulse ϕVm and the horizontal read scanning pulse ϕH^Rn (see pulse Q1 used in reading) rise, the read control switch 10 in the mth row and in the nth column which receives these pulses renders the vertical selection switch 2 connected to the read control switch conductive, and a signal charge photoelectrically converted by the photodiode 1 is read to the vertical signal line 5.

In the third period P3 of the one-pixel period P, the previous read scanning pulse ϕVm (see pulse R_1) and the horizontal read scanning pulse ϕH^Rn (see pulse Q1) fall, the vertical selection switch is set in the same state as that wherein the noise signal N is being read, and a pixel signal S serving as the noise signal N and a net video signal is obtained from the charge detection circuit 15. At this time, the pixel signal S is output from the horizontal signal line 8 in the third period P3 in the one-pixel period through the horizontal

switch 6 controlled by the horizontal scanning pulse ϕHn .

when the difference between the noise signal N and the pixel signal S output as described above is calculated by a method such as correlated double sampling or the like, a net video signal from which noise is removed can be obtained.

The above-mentioned correlated double sampling can be performed such that, e.g., a correlated double sampling circuit (to be referred to as a CDS (Correlated Double Sampling) circuit hereinafter; see FIG. 12) is provided at the post-stage of the amplifier 9, i.e., at the output terminal side of the horizontal signal line 8 to calculate the difference between the noise signal N and the pixel signal S sequentially supplied from each of the unit pixels through the horizontal signal line 8.

FIG. 12 shows an example of the circuit arrangement of the CDS circuit.

This CDS circuit 31 is constituted by a clamping capacitor 33 having one end connected to an input terminal 32, a clamping MOS transistor 34 having one main electrode connected to the other terminal of the clamping capacitor 33, a sample and hold MOS transistor 35 having one main electrode connected to the other terminal of the clamping capacitor 33, a sample and hold capacitor 36 connected between the other main electrode of the sample and hold MOS transistor 35 and a ground portion, and a buffer amplifier 37 connected between the other main electrode of the sample and hold MOS transistor 35 and an output terminal

In the CDS circuit 31, a clamping voltage Vc1 is applied to the other main electrode of the clamping MOS transistor 34, and a clamping pulse ϕ CL is applied to the gate electrode of the clamping MOS transistor, respectively. A sample and hold pulse ϕ SH is applied to the gate electrode of the clamping MOS transistor 35.

By using the CDS circuit 31 having the above-mentioned arrangement, when the correlated double sampling is performed by using a noise signal and a pixel signal sequentially supplied, a noise component included in a pixel signal component can be removed to obtain a net video signal.

On the other hand, in the electronic shutter operation of the solid state image pickup device 30 described above, in the fourth period P4 in the one-pixel period P, an electronic shutter scanning pulse R_2 rises in the vertical scanning pulse $\phi V m + k$ in the (m + k)th row. At the same time, the horizontal read scanning pulse $\phi V m + k$ (see pulse Q_2 used in electronic shutter) rises, and, while a signal charge of the photodiode 1 in the mth row and in nth column is being read, an unnecessary charge of the photodiode 1 in the (m + k)th row and in the (n + 1)th column is exhausted to the vertical signal line 5 in the (n + 1)th column.

In this case, at the same time, the charge detection circuit 15 connected to the (n+1)th column is reset by the

horizontal read scanning pulse $\phi H^R n$ (see pulse Q_3) in the nth column which rises in the fourth period P4, and an unnecessary charge of the photodiode 1 in the (m+k)th row and in the (n+1)th column is also reset.

In this manner, when the phases of the read scanning pulse R_1 and the read scanning pulse R_2 of the vertical scanning pulses ϕV and the phases of the pulse Q1 used for reading the horizontal read scanning pulses ϕH^R and the pulse Q_2 used in an electronic shutter are set to have the above correspondences, a signal is output from the photodiode 1 in the mth row and in the nth column, and an unnecessary charge of the photodiode 1 in the (m+k)th row and in the (n+1)th column is exhausted. The electronic shutter operation is performed due to the fact that the accumulation times of the pixels are limited.

When the electronic shutter operation is performed as described above, even in the solid state image pickup device 30 according to the embodiment, as similar to the solid state image pickup device 20 according to the embodiment previously described, the accumulation time of each pixel can be made constant. For this reason, the shading described above can be prevented.

Furthermore, since an electronic shutter can be realized without adding the function of the electronic shutter to the pixels, the pixel can be hindered from being reduced in size.

In the solid state image pickup device 30 according to the embodiment shown in FIG. 7, the reset switch 14 of the charge detection circuit 15 is reset by the horizontal read scanning pulse $\phi H^R n$ in the previous column. However, the reset switch 14 can also be reset by applying a pulse which is dedicated to the reset switch 14 and is different from the horizontal read scanning pulse $\phi H^R n$.

The arrangement of the solid state image pickup device in this case is shown in FIG. 9.

In a solid state image pickup device 40 shown in FIG. 9, conductive lines 41 for applying reset pulses ϕH^{RST} [ϕH^{RST} 1,...] for resetting the reset switches 14 of the charge detection circuits 15 are provided in correspondence with the respective columns.

The reset pulses ϕH^{RST} rise in a one-pixel period P in which reading is performed to the same column, in a one-pixel period P before the one-pixel period P in which the horizontal scanning pulse ϕHn is applied, thereby resetting the reset switch 14.

Since the same reference numerals as in the solid state image pickup device 30 shown in FIG. 7 denote the same parts in the other arrangement, a description thereof will be omitted.

A timing chart of operation timings of the solid state

image pickup device 40 is shown in FIG. 10.

At the operation timings, an operation is performed such that a one-pixel period P is divided into three periods P1, P2, and P3.

Before a signal charge is read from a photodiode 1 in the mth row and in the nth column, a charge detection circuit 15 and a vertical signal line 5 in the nth column are reset in advance by a reset pulse $\phi H^{RST}n$ in the nth column which rises in the last period P3 of the one-pixel period P in the (n-1)th column before the nth column.

Next, in the first period P1 of the one-pixel period P corresponding to the photodiode 1 in the mth row and in the nth column to be read, a signal (noise signal N) in a state obtained before a signal charge is read from the photodiode 1 is converted into a voltage by the charge detection circuit 15 without rendering a vertical selection switch 2 for performing reading conductive.

This noise signal N is output from a horizontal signal line 8 in the first period P1 through a horizontal switch 6 controlled by a horizontal scanning pulse ϕHn .

Next, in the second period P2 of the one-pixel period P, a read scanning pulse R_1 of a vertical scanning pulse ϕVm and a horizontal read scanning pulse ϕH^Rn (see pulse Q1 used in reading) rise, the read control switch 10 in the mth row and in

the nth column which receives these pulses renders the vertical selection switch 2 connected to the read control switch conductive, and a signal charge photoelectrically converted by the photodiode 1 is read to the vertical signal line 5.

Next, in the last period P3 of the one-pixel period P, the previous read scanning pulse ϕVm (see pulse R_1) and the horizontal read scanning pulse ϕH^Rn (see pulse Q1) fall, the vertical selection switch is set in the same state as that wherein the noise signal N is read, and a pixel signal S serving as the noise signal N plus a net video signal is obtained from the charge detection circuit 15. At this time, the pixel signal S is output from the horizontal signal line 8 in the last period P3 in the one-pixel period through the horizontal switch 6 controlled by the horizontal scanning pulse ϕHn .

When the difference between the noise signal N and the pixel signal S output as described above is calculated by a method such as the correlated double sampling or the like, a net video signal from which noise is removed can be obtained.

On the other hand, in the electronic shutter operation of the solid state image pickup device 40 described above, in the last period P3 in the one-pixel period P, an electronic shutter scanning pulse R_2 rises in the vertical scanning pulse Φ Vm+k in the (m+k)th row. At the same time, the horizontal read

scanning pulse $\phi H^R n+1$ (see pulse Q_2 used in electronic shutter) rises, and, while a signal charge of the photodiode 1 in the mth row and in nth column is being read, an unnecessary charge of the photodiode 1 in the (m+k)th row and in the (n+1)th column is exhausted to the vertical signal line 5 in the (n+1)th column.

In this case, at the same time, the charge detection circuit 15 connected to the (n+1)th column is reset by the reset pulse $\phi H^{RST} n+1$ in the (n+1)th column which rises in the last period P3, and an unnecessary charge of the photodiode 1 in the (m+k)th row and in the (n+1)th column is also reset.

In this manner, when the phases of the read scanning pulse R_1 and the read scanning pulse R_2 of the vertical scanning pulses ϕV and the phases of the pulse Q1 used for reading the horizontal read scanning pulses ϕH^R and the pulse Q_2 used in an electronic shutter are set to have the above correspondences, while a signal is output from the photodiode 1 in the mth row and in the nth column, an unnecessary charge of the photodiode 1 in the (m+k)th row and in the (n+1)th column is exhausted. The electronic shutter operation is performed due to the fact that the accumulation times of the pixels are limited.

In the last period P3 of the one-pixel period P, the horizontal read scanning pulse $\phi H^R n+1$ and the reset pulse $\phi H^{RST} n+1$ in the same (n+1)th column rise.

Although the horizontal read scanning pulse $\phi H^R n + 1$ is turned off before the one-pixel period P is ended, the reset pulse $\phi H^{RST} n + 1$ is in an ON state until the one-pixel period P is ended, and is shifted in phase.

When a signal charge exceeds a so-called dynamic range to be saturated, the signal charge of a vertical signal line may not be sufficiently reset.

As described above, when the charge detection circuit 15 is reset by the reset pulses ϕH^{RST} , resetting is performed by using a line which is not used in reading of the previous column, and saturation of the signal charge is suppressed. For this reason, the signal charge can be sufficiently reset.

Even in the solid state image pickup device 40 according to the embodiment described above, as similar to the solid state image pickup device 20 according to the embodiment previously described, the accumulation time of each pixel is not made constant. For this reason, the shading mentioned before can be prevented.

Furthermore, since an electronic shutter can be realized without adding the function of the electronic shutter to the pixels, the pixels is not hindered from being reduced in size.

In each of the solid state image pickup devices 20, 30, and 40 according the above embodiments, each pixel has an arrangement constituted by the photodiode 1, the vertical

selection switch 2, and the read control switch 10. However, even in another pixel arrangement, an electronic shutter operation, as in the above arrangement, an electronic shutter operation can be performed while the accumulation times of the pixels are made constant.

The schematic arrangement of a camera according to the present invention using a solid state image pickup device having the arrangement mentioned above and a method therefor is shown in FIG. 11.

Referring to FIG. 11, an incident light from an object to be photographed is focused on an image pickup surface of a solid state image pickup element 22 by an optical system including a lens 21. As the solid state image pickup element 22, a solid state image pickup element having the same arrangement as that of a solid state image pickup element used in the solid state image pickup device 20, 30, or 40 having the arrangement shown in FIG. 3, FIG. 7, or FIG. 9 is used.

The solid state image pickup element 22 is driven by a drive system 23 on the basis of the driving method described above. More specifically, in a one-pixel period P, reading of one row and an electronic shutter operation for another row are simultaneously performed.

An output signal from the solid state image pickup element 22 is subjected to various signal processings by a signal processing system 24 to be a video signal.

In the camera having the arrangement, a signal formed such that the accumulation time of each pixel in an electronic shutter operation is made constant is directly output from the solid state image pickup element 22.

When the output signal is input to the signal processing system 24 having the same arrangement as a conventional arrangement, a preferable image being free from a contrast between light and shade can be obtained by suppressing shading even if a shutter speed is high, and a camera having compatibility with a conventional system can be realized.

The solid state image pickup device, the driving method therefor, and the camera according to the present invention are not limited to the above embodiments. However, the solid state image pickup device, the driving method, and the camera can have various arrangements without departing from the spirit and scope of the invention.

According to the present invention described above, when reading of one row and an electronic shutter for the other row are simultaneously performed in a one-pixel signal period, an electronic shutter operation can be set such that the accumulation time of each pixel is made constant, and a preferable image being free from a contrast between light and shade can be obtained by preventing shading even if a shutter speed is high.

According to the present invention, since an electronic

shutter can be realized without adding the function of the electronic shutter to pixels, a solid state image pickup device being capable of performing an electronic shutter without hindering the pixels from being reduced in size can be constituted.

Therefore, according to the present invention, a solid state image pickup device designed such that pixels are reduced in size to increase the number of pixels and reduce the entire device in size, and a camera can be constituted.

Having described preferred embodiments of the present invention with reference to the accompanying drawings, it is to be understood that the present invention is not limited to the above-mentioned embodiments and that various changes and modifications can be effected therein by one skilled in the art without departing from the spirit or scope of the present invention as defined in the appended claims.

What is claimed is:

- 1. In an XY address type solid state image pickup device having an image pickup region, in which a pixel having a photoelectric conversion unit and producing a signal from an incident light is arranged in row and column, a horizontal scanning circuit and a vertical scanning circuit, a solid state image pickup device being characterized in that a reading operation for a signal of a pixel in one row and an electronic shutter operation for a signal of a pixel in other row are carried out at the same time during one pixel period.
- 2. A solid state image pickup device according to claim 1, characterized in that a reading operation of a signal of a pixel in one column in the one row and an electronic shutter operation for a signal of a pixel in the one column in other row are performed at the same time.
- 3. A solid state image pickup device according to claim
 1, characterized in that reading operation of a signal of pixel
 in one column in the one row and an electronic shutter operation
 for a signal of a pixel in a column adjacent to the one column
 in the other row are performed at the same time.
- 4. A solid state image pickup device according to claim

 1, characterized a read scanning pulse and an electronic shutter

 scanning pulse are supplied from both of said horizontal

 scanning circuit and said vertical scanning circuit.
 - 5. A solid state image pickup device according to claim

- 4, characterized in that one pulse is supplied for each pixel as the read scanning pulse, one pulse is supplied for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is supplied at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.
- 6. A solid state image pickup device according to claim
 1, characterized by comprising such a pixel arrangement in which
 a vertical selection switch for performing an operation of
 reading a signal charge, which is obtained by the pixel in the
 photoelectric conversion unit, to a signal line is controlled by
 a product between a vertical scanning pulse and a horizontal
 read pulse, and in that a charge detection amplifier for
 converting the read signal charge into a voltage is connected to
 said signal line, and a read scanning pulse and an electronic
 shutter scanning pulse are respectively supplied from both of
 the horizontal scanning circuit and the vertical scanning
 circuit.
- 7. A solid state image pickup device according to claim 6, characterized in that one pulse is supplied for each pixel as the read scanning pulse, one pulse is supplied for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is supplied at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.

- 8. In a method for driving an XY address type solid state image pickup device having an image pickup region, in which a pixel having a photoelectric conversion unit and producing a signal from an incident light is arranged in row and column, a horizontal scanning circuit and a vertical scanning circuit, a method for driving a solid state image pickup device being characterized in that a reading operation for a signal of a pixel in one row and an electronic shutter operation for a signal of a pixel in other row are carried out at the same time during one pixel period.
- 9. A driving method for a solid state image pickup device according to claim 8, characterized in that a reading operation of a signal of a pixel in one column in the one row and an electronic shutter operation for a signal of A pixel in the one column in the other row are performed at the same time.
- 10. A driving method for a solid state image pickup device according to claim 8, characterized in that a reading operation of a pixel in one column in the one row and an electronic shutter operation for a pixel in a column adjacent to the one column in the other row are performed at the same time.
- 11. A driving method for a solid state image pickup device according to claim 8, characterized in that a read scanning pulse and an electronic shutter scanning pulse are supplied from both of the horizontal scanning circuit and the vertical scanning circuit.

- 12. A driving method for a solid state image pickup device according to claim 11, characterized in that one pulse is supplied for each pixel as the read scanning pulse, one pulse is supplied for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is supplied at a timing at which phases of the read scanning pulse and the electronic shutter scanning pulse do not overlap.
- device according to claim 8, characterized in that a vertical selection switch for performing a reading operation of a signal charge, which is obtained by the pixel in the photoelectric conversion unit, to a signal line is controlled by a product of a vertical scanning pulse and a horizontal read pulse, the signal charge read to the signal line is converted into a voltage by a charge detection amplifier connected to said signal line, and a read scanning pulse and an electronic shutter scanning pulse are supplied from both of the horizontal scanning circuit and the vertical scanning circuit.
- 14. A driving method for a solid state image pickup device according to claim 13, characterized in that one pulse is supplied for each pixel as the read scanning pulse, one pulse is supplied for each pixel as the electronic shutter scanning pulse, and one of the read scanning pulse and the electronic shutter scanning pulse is supplied at a timing at which phases

of the read scanning pulse and the electronic shutter scanning pulse do not overlap.


15. A camera , comprising an optical system for focussing an incident light from an object on an image pickup region of a solid state image pickup element, an XY address type solid state image pickup element having the image pickup region, in which a pixel provided with a photoelectric conversion unit and producing a signal from the incident light is arranged in row and column, a drive unit for driving the solid state image pickup element, and a signal processing unit for signal-processing an output signal from the solid state image pickup element to produce a video signal, wherein the drive unit has a horizontal scanning circuit and a vertical scanning circuit, and a reading operation for a signal of a pixel in one row and an electronic shutter operation for a signal of a pixel in other row are carried out at the same time during one pixel period by the drive unit.

ABSTRACT OF THE DISCLOSURE


There are provided a solid state image pickup device in which the accumulation time of each pixel when an electronic shutter operation is performed is constant, and a high shutter speed can be set, a driving method therefor, and a camera.

A solid state image pickup device (20) having means 3, 4, 7, and 11 which simultaneously perform reading operation of one row and an electronic shutter operation for the other row in a one-pixel period P is constituted.


F/G. 1




F/G. 2



F/G. 3



F/G. 4



F/G. 5




FIG. 6




FIG. 7







FIG. 8





F/G. 10



F/G. 11





FIG. 12



DEGLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SOLID STATE Case No. P98,20		-	•	DRIVING	METHOD	THEREOF CAMERA	AND
(check one)	<u>X</u>	and was			, as	<u> </u>	
including the claims o	is amended	l by any am	endment refer	red to above.		e identified sp connation whic	

I acknowledge the duty to disclose to the United States Patent Office all information which is known to me to be material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, 1.56(a).¹

I do not know and do not believe this invention was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and I believe that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as identified below:

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below

Prior Foreign Application(s)

Number

Country

Date

P10-042514

Japan

February 24, 1998

¹ (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

⁽¹⁾ It establishes, by itself or in combination with other information, a <u>prima facie</u> case of unpatentability of a claim; or

⁽²⁾ It refutes, or is inconsistent with, a position the applicant takes in:

⁽i) Opposing an argument of unpatentability relied on by the Office, or

⁽ii) Asserting an argument of patentability.

A prima facie case of unpalentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

<u>.</u>	*	S99P0121US00
before that of the all Prior Forei	bove listed application on which gn Application(s)	
Number	Country	Date
If no priority is clai Prior Forei	med, I have identified all foreign gn Application(s)	patent applications filed prior to this application:
Number	Country	Date
(17,074), Dennis A. (29,927), Robert M. (22,312), James D. (32,919), John R. G. Gross (13,615) all r my attorneys with fi business in the Pate forwarded to:	Gross (24,410), Steven H. Nol Barrett, (30,142), Robert M. Wo Hobart (24,149), Marvin Moody Farrett (27,888), James Van Sant members of the firm of Hill, Stea Telephone: 312 till power of substitution and rev ent and Trademark Office conne Hill, Stea A Profess 85th Floor Sears To	ocation, to prosecute this application and to transact all cted therewith and direct that all correspondence be dman & Simpson ional Corporation ower, Chicago, Illinois 60606
made on information knowledge that will under Section 1001	on and belief are believed to be t ful false statements and the like	terein of my own knowledge are true and that all statements true; and further that these statements were made with the so made are punishable by fine or imprisonment, or both, Code and that such willful false statements may jeopardize hereon.
Full name of sole of	or first inventorKAZUYA	YONEMOTO
Inventor's signature Residence Citizenship Post Office Address	TOKYO, JAPAN JAPANESE c/o SONY CORPORA	TION 7-35, KITASHINAGAWA NAGAWA-KU, TOKYO, JAPAN
Full name of secon	d joint inventor,	

TAKAHISA UENO (if any) Inventor's signature JAPAN KANAGAWA, Residence JAPANESE Citizenship 7-35, KITASHINAGAWA CORPORATION c/o SONY Post Office Address TOKYO, SHINAGAWA-KU, 6-CHOME, Full name of third joint inventor, RYOJI SUZUKI (if any)_ Feb. 16.1999 Inventor's signature Residence KANAGAWA Citizenship **JAPANESE** KITASHINAGAWA CORPORATION 7-35, c/o SONY Post Office Address SHINAGAWA-KU, TOKYO, JAPAN

Full name of fou	th joint inventor, (if any)KOIC	HI SHIONO		
		/ / / >		F. / // 199
Inventor's signatu	re ROICHI XV	roho	Date	166,16,117
Residence	KANAGAWA, JAPAN			
Citizenship	JAPANESE			
Fost Office Adam	ss_c/o SONY CORPOR 6-CHOME, SH	ATION 7-35. INAGAWA-KU, TO	KITASHINAO OKYO, JAPAN	JAWA
Full warms of Still	fatua turunan			
Full name of fifth	if any)		•	
Inventor's signatu	e	•	Data	
Residence			Date	
Citizenship				
Post Office Addre	s_c/o SONY CORPOR	ATION 7-35, F	KITASHINAGA	AWA
		INAGAWA-KU, TO		
Full name of sixtl	joint inventor, if any)			
				••
Residence			Date	
Citizenship				
	s			
**				
		,=*		
Full name of seven	th joint inventor, f any)			
Inventor's signatur			Data	
Post Office Addres	S			
_				
Full name of eight				•
(-	f any)			
Inventor's signature			Date	
Residence _				
Citizenship _	,			
Post Office Addres	ī			
-		`		
•	•			
Full name of ninth		·		
(i	any)			
Inventor's signature			Date	
Kesidence _				
Citizenship				
rost Office Addres.				